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Absorption spectra are produced using a linear ramp gener- 
ator to create a frequency variation. Because the positions of 
the iodine absorption lines are well known [SI, a scaling of 
the frequency axis is possible. Variations in the line shapes due 
to temperature fluctuations (AT 5 0.1 K) are not significant 
171 for the conditions presented here. Using the absorption 
spectrum the laser light tuning coefficient for our laser was 
estimated to be l.SlOGHz/V. 
As can be seen from Fig. 2, near the low frequency turning 
point of absorption line 1104, a light intensity variation of 1% 
indicates a laser frequency variation of 6.95 MHz. By observ- 
ing the light intensity passing the iodine cell, frequency drift 
measurements can be made. For example, about 30min after 
switching on the free running laser, the frequency shows a 
drift rate of 450 kHz/min. 
Fig. 3a illustrates the operational mode of the automatic 
frequency control (AFC) after switching on the laser. The fre- 
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Fig. 3 Laser frequency deviation wifh respect to time Cfrequency search 
process) 
a After laser is switched on 
b After an externally induced frequency disturbance 
proportional to the voltage measured a t  the temperature 
control input, at low response times (- 1 s). The initial fre- 
quency of the laser was set about l G H z  below where the 
frequency of the laser should be locked. About 20s after 
switch on, the frequency is then locked. The remaining fre- 
quency jitter was measured to be less than 17MHz, i.e. a 
relative frequency stability AJ’r 6 x lo-* has been achieved. 
Fig. 3b shows the frequency response of a locked laser after 
a disturbance which was induced externally by a voltage pulse 
directed into the temperature control input. A frequency devi- 
ation of - 300 MHz is compensated for within 15 s. The super- 
posed oscillation, having a frequency of 0.8 Hz, arises from the 
internal temperature control of the laser. 
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It was found that the locking frequency should be fixed, or 
be close to the turning point of an absorption line, because 
there, the slope of the flank in addition to the capture range of 
the AFC is as large as possible. Considering calibration prob- 
lems [6, 71, inaccuracy of the measuring instruments, external 
electrical disturbances etc., the laser frequency can be deter- 
mined and reproduced with an absolute accuracy of 
-30MHz, translating to AY’- lo-’. To  accurately measure 
the absolute frequency stability, two completely independent 
locking systems need to be built, because their heterodyne 
beat signal observed with an R F  spectrum analyser directly 
shows their frequency behaviour. 
Conclusion: In summary, a simple method of frequency 
locking of a diode pumped Nd : YAG laser to an iodine 
absorption line has been presented. Because the concept can 
be realised in a relatively robust, compact, light and inexpen- 
sive arrangement, application to coherent free-space commu- 
nication or lidar systems should be possible. To test the 
method presented here, in conjunction with other principles of 
frequency changing (piezoelectric transducer or light induced 
thermal frequency variation [8]), further investigations are in 
progress. 
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TESTING OF MIXED-SIGNAL SYSTEMS 
USING DYNAMIC STIMULI 
D. Taylor, P. S. A. Evans and T. I. Pritchard 
Indexinq terms. Integrated circuits, Testing 
The impulse response of a linear circuit element contains 
enough information to functionally characterise that element. 
A technique for comparison of observed and expected 
(reference) transient responses, which results in an absolute 
measure of device functionality, is presented. Comparisons of 
transient response test results with the results from existing 
test programs are also presented. 
Introduction: Mixed-signal testing is a complex subject since it 
encompasses all of the problems associated with digital 
testing, all of the problems associated with analogue testing 
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and some additional problems which are specific to mixed- 
signal testing and involve the internal connections between 
the analogue and digital domains. The inclusion of an inter- 
face scan (IS) path [l] partitions the analogue and digital test 
problems and provides controllability and observability of the 
internal analogue/digital interface. Assuming that the digital 
sections of a circuit can then be tested using existing test 
techniques the mixed-signal test problem reduces to an ana- 
logue test problem. 
Transient response testing (TRT) [2-41 has been identified 
as a powerful technique for testing linear circuit elements. This 
technique is particularly useful in mixed-signal testing because 
the simple logic amplitude stimuli employed can be propagat- 
ed through digital circuitry or injected via the interface scan 
path. 
This Letter describes a technique for the automatic com- 
parison of observed and reference transient responses and the 
generation of an absolute measurement of similarity, termed 
the index of functionality I,. 
Comparison of observed and reference transient responses: The 
analysis of transient responses employs a correlation tech- 
nique which means that sample rates and intervals can be 
inferior to those dictated by the Nyquist criteria. 
If X, is an array of n evenly spaced data samples from an 
observed transient response at time intervals 7, and Yn is a set 
of similar data samples taken from a reference (expected) tran- 
sient response (either simulated or from a 'golden' device) the 
crosscorrelation function R,, is formed by 
R =! x ( K  At - 7)y (K  A t )  
K = l  
=Y 
and the autocorrelation function R,, is formed by 
* "  
I .. 
R,, = - y(K At - r)y(K A t )  
K = l  
The index of functionality is then given by comparing R,, 
with R,,: 
1 "  
I, = 1 - - 1 I R ,  - R,,I) x 100% ( n i K = l  
where ( is a figure computed to normalise the index of func- 
tionality. 
The constant i is derived from a comparison of the refer- 
ence response and the 'most faulty' response which might rea- 
sonably be observed from a device under test. Under normal 
circumstances this will be a response where the output is per- 
manently stuck-at one of the supply rails. A device which 
exhibits a perfect (reference-like) transient response will there- 
fore generate an index of functionality of 100% and a device 
with a catastrophic fault will generate an index of functional- 
ity approaching 0%. 
Having arrived at this absolute measurement of functional- 
ity, the problem is then in defining the limit, I,,, for passing 
and failing devices, where 100% > 0%. By simulating func- 
tional faults which take the response of a device outside the 
limits defined by its specification the effect of such faults can 
be mapped into the index of functionality. Simulations have 
shown that this limit will usually be in the range 90-99%. 
Therefore if the response from a device under test produces an 
index of functionality I, 2 I,, that device is said to be func- 
tional and if a device response produces an index of function- 
ality I, < I,, that device is defined as faulty. 
Comparison of transient response tests with conventional tes ts:  
As part of a DTIjSERC LINK project involving GEC Plessey 
Semiconductors, Wolfson Microelectronics, the University of 
Huddersfield and UMIST, a mixed-signal test vehicle (MSTV) 
has been developed and fabricated. In addition to digital and 
analogue functions this device features an interface scan for 
control of the digital/analogue interface. The results presented 
here concentrate on an 8bit D/A convertor which was one 
subsystem of the MSTV, the output of which can be treated as 
linear with the test sequence employed. 
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A production run of 200 devices was used as a reasonable 
statistical sample. Over and above simple pass/fail measure- 
ments the results for the D/A convertors were datalogged by 
GEC Plessey and the performance of each device assessed in 
relation to the rest of the sample. These results included mea- 
surements of linearity, gain and DC supply parameters. 
The D/A convertors were tested using a transient response 
test, and the results compared to those obtained using a con- 
ventional test program. The transient response test involved 
accessing the input of the D/A convertor via the interface scan 
path, clearing it then propagating a stream of logic '1's 
through the input lines. This test sequence was designed to 
test the linearity and gain of the device, and for the presence 
of stuck-at or bridging faults on the digital input lines. 
Shown in Fig. 1 are the ordered index of functionality 
results from the transient response tests of 200 D/A conver- 
tors. The devices towards the origin of the x-axis with an 
" I  pass fail 200 
d e x e s  
Fig. 1 200 DfA convertors ordered in decreasing index offunctionality 
index of functionality approaching 100% are good devices, 
and the devices towards the right of the graph are faulty 
devices with reduced index of functionality. However, the 
most faulty device in the sample of 200 generates an index of 
functionality of 70%. This is because the normalised index of 
functionality is heavily dependent on the DC level of the refer- 
ence response. For this particular test, a device where the 
output node is stuck a t  the positive supply rail would generate 
an index of functionality of 0%. 
In this case the limit I,, is set at 92% and the pass/fail 
decisions are shown in Fig. 2. The devices highlighted on the 
marginal 
Fig. 2 Passlfail decisions and discrepancies with conventional test 
program 
graph are devices where the results of the transient response 
test disagree with the results of the conventional test program. 
In total there are nine such devices all clustered around the 
limit I,,. 
Conclusions: This work demonstrates that the results of the 
transient response tests are in close agreement with the results 
of the conventional test program. The discrepancies around 
the limit I,, are tolerable and can be attributed to devices 
with marginal functionality, and therefore marginal responses. 
The results from the 40 devices within f 10% of the limit I,, 
are in fact so similar as to make ordering meaningless. 
However, the most significant aspect of these results is that 
the conventional test program would run on a E l  M LTX 
tester whereas the transient response tests were performed 
using a E15 K digitising oscilloscope and a 486 PC. Transient 
response testing, as it stands, can be used as a quick and 
inexpensive wafer probe test prior to packaging, however the 
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next phase of this work is to further develop and characterise 
transient analysis into an accurate production test technique. 
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REALISTIC FAULT MODEL FOR EXTERNAL 
SHORTS IN M O S  TECHNOLOGIES 
M. Renovell. P. Huc a n d  Y. Bertrand 
Indexing terms: Integrated circuits, Digital circuits, Logic 
testing 
The Letter focuses on the fault modelling of external shorts 
in n-, C- and BiC-MOS digital circuits. In the context of 
functional testing, it is demonstrated that eight different elec- 
trical configurations may appear depending on the topologi- 
cal and technological parameters of the fault. Therefore, eight 
new logical models are defined showing that the wired-OR 
and wired-AND models, classically used for test pattern gen- 
eration, fault simulation and defect coverage evaluation are 
not sufficient. 
Introduction: As the density of devices on VLSI chips 
increases, shorts are expected to become a predominant defect 
[l-51. Moreover, it has been demonstrated that more than 
85% of all the likely to occur shorts are shorts between the 
outputs of different logic gates (external shorts) [SI. The fault 
model for external shorts is not clearly defined. In fact, even 
the electrical behaviour of the fault circuit has not been clearly 
analysed due to the important number of parameters such as 
MOS technological and topological parameters. In this 
context, this Letter provides an accurate theoretical analysis 
of the static behaviour of MOS gates in the presence of exter- 
nal shorts. The detectability of such faults is studied with 
respect to functional detection techniques (voltage test). The 
analysis applies to any MOS technology such as nMOS, 
CMOS, BiCMOS . . . . 
In particular, the electrical analysis will show that the fault 
is detectable as a logic error for a given range of short resist- 
ance values. However, in this range, the fault model to be used 
is independent of the short resistance value. In the case of a 
logically detectable fault, it is demonstrated that eight different 
cases must be considered. Therefore, eight fault models are 
defined with a generic name 'dominance'. 
Electrical analysis:  Fig. 1 shows an external short between the 
outputs A and B of two gates. Two detection conditions cre- 
ating an unwanted conducting path from V', to GND, are 
possible. Under condition 1 (2), A is set to 0 ( 1 )  and B to 1 (0). 
Under condition 1 (2), we have AB = 01 (10) and the poten- 
tials are V,Ol and V:l (V:" and V:"). It is very important to 
note that under conditions 1 and 2 the conducting paths are 
different and the resulting potentials are different: V,"' # V i o  
and V:l # V:". 
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Of course, the potentials V,"', V:', V:" and V i o  depend not 
only on the electrical parameters of the different transistors 
included in the path, but also on the value R,, of the short as 
Fig. 1 Two conditions of short detection and corresponding paths 
a Condition 1 
b Condition 2 
illustrated in Fig. 2. Three regions are defined according to the 
intersection with V,, and V,: the noise margin of the cells 
connected to A and B. For high R,, values (region l), V t l  is 
recognised as a logic 0 and V:l as a logic 1. The cell operates 
correctly and the fault cannot be detected. For intermediate 
values (region 3), VEl is correct and V:' (between V,, and V,) 
does not correspond to any logical value. The cell does not 
operate correctly but the fault is not detectable using function- 
al techniques. Finally, for low values (region 2), V:' is correct 
and V,O' is recognised as a logic 1. Thus, in this case, the cell 
exhibits a faulty logical behaviour and the short can be 
detected using classical functional test techniques. 
v;; v,"' 
V L C  : '1 i 
Fig. 2 SPICE simulation of V. and V, against R,, characteristics under 
condition I 
Logicalfaul t  model: In region 2 of Fig. 2, V,"' is recognised as 
a logic 1 whatever the value of the short resistance. That 
implies that the logical behaviour and consequently the fault 
model are the same whatever the value of the short resistance. 
Therefore, we can consider a nonresistive short to determine 
the fault model. Note that the resistance of the short deter- 
mines the logical detectability of the fault (i.e. the region) but 
the fault model to be used is independent of this resistance 
value. 
For a nonresistive short, V:' and V:' have the same value 
called V:'. The fault model depends not only on the relative 
location of V:' (condition 1) but also VAo (condition 2). As 
previously mentioned V:' and Vp are different due to the 
different conducting paths. They may be greater than V,,, 
smaller than V, or somewhere in between implying nine differ- 
ent cases. Fig. 3 gives the values A* and B* of the shorted 
nodes for the two conditions of detection: A B  = 01 and 
A B  = 10. To construct the truth table for each case, we must 
consider the two other combinations which, of course, do not 
ensure the detection of the fault: AB = 00 implying 
A* = B* = A  = B = O* and AB = 1 1  implying A* = B* = 
It clearly appears that the classical wired-OR and wired- 
AND models correspond to cases 3 and 7. But they only 
constitute a subset of all the possible cases: 2 among 8. Note 
that case 5 corresponds to the limit when region 3 reaches the 
0 resistance short (V, < V p  < V,, and V, i V:' < V,,); it is 
not considered because it is not testable using voltage test 
techniques. Cases 1 and 9 have been recently reported by 
some authors [7] and compared to a vote configuration where 
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A = B = l * .  
